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Abstract
A promising new algebraic approach to weighted model counting makes use of tensor
networks, following a reduction from weighted model counting to tensor-network contrac-
tion. Prior work has focused on analyzing the single-core performance of this approach, and
demonstrated that it is an effective addition to the current portfolio of weighted-model-
counting algorithms.
In this work, we explore the impact of multi-core and GPU use on tensor-network con-
traction for weighted model counting. To leverage multiple cores, we implement a parallel
portfolio of tree-decomposition solvers to find an order to contract tensors. To leverage a
GPU, we use TensorFlow to perform the contractions. We compare the resulting weighted
model counter on 1914 standard weighted model counting benchmarks and show that it
significantly improves the virtual best solver.
1 Introduction
In weighted model counting, the task is to count the total weight, subject to a given weight
function, of the set of solutions of input constraints. This fundamental task has applications
in probabilistic reasoning, planning, inexact computing, engineering reliability, and statistical
physics [5, 19, 29]. The development of model counters that can successfully compute the total
weight on large industrial formulas is an area of active research [52, 67]. Although most model
counters focus on single-core performance, there have been several parallel model counters, no-
tably the multi-core (unweighted) model counter countAntom [11] and the GPU-based weighted
model counter gpuSAT2 [26, 27].
The parallelization of neural network training and inference has seen massive research across
the machine learning and high-performance computing communities [1, 35, 53]. Consequently,
GPUs give orders of magnitude of speedup over a single core for neural-network algorithms
[37, 49]. In this work, we aim to directly leverage advances in multi-core and GPU performance
designed for neural-network algorithms in the service of weighted model counting.
Tensor networks provide a natural bridge between high-performance computing and
weighted model counting. Tensor networks are a tool used across computer science for rea-
soning about big-data processing, quantum systems, and more [9, 15, 51]. A tensor network
describes a complex tensor as a computation on many simpler tensors, and the problem of
tensor-network contraction is to perform this computation. Contraction is a key operation in
neural network training and inference [7, 33, 38, 69], and, as such, many of the optimizations
for neural networks also apply to tensor-network contraction [37, 49, 56].
Moreover, recent work [10, 20] has shown that tensor-network contraction can be used to
perform weighted model counting using a 3-stage algorithm. First, in the reduction stage, a
counting instance is reduced to a tensor-network problem. Second, in the planning stage, an
order to contract tensors in the network is determined. Finally, in the execution stage, tensors
in the network are contracted according to the best discovered order. The resulting weighted
model counter was shown in [20] to be useful as part of a portfolio of existing model counters
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when evaluated on a single core. In this work, we explore the impact of multiple-core and GPU
use on tensor network contraction for weighted model counting.
The planning stage in [20] was done using a choice of several single-core heuristic
tree-decomposition solvers [3, 31, 66]. There is little recent work on parallelizing heuris-
tic tree-decomposition solvers. Instead, we implement a parallel portfolio of single-core tree-
decomposition solvers and find that this portfolio significantly improves planning on multiple
cores. Similar portfolio approaches have been well-studied and shown to be beneficial in the con-
text of SAT solvers [8, 73]. As a theoretical contribution, we prove that branch-decomposition
solvers can also be included in this portfolio. Unfortunately, we find that a current branch-
decomposition solver does not significantly improve the portfolio.
The execution stage in [20] was done using numpy [50] and evaluated on a single core. We
add an implementation of the execution stage that uses TensorFlow [1] to leverage a GPU
for large contractions. Since GPU memory is significantly more limited than CPU memory, we
add an implementation of index slicing. Index slicing is a recent technique from the tensor-
network community [14, 30, 70], analogous to the classic technique of conditioning in Bayesian
Network reasoning [16, 18, 54, 64], that allows memory to be significantly reduced at the cost of
additional time. We find that, while multiple cores do not significantly improve the contraction
stage, a GPU provides significant speedup, especially when augmented with index slicing.
We implement our techniques in TensorOrder2, a new parallel weighted model counter. We
compare TensorOrder2 to a variety of state-of-the-art counters. We show that the improved
TensorOrder2 is the fastest counter on 11% of benchmarks after preprocessing [43], outperform-
ing the GPU-based counter gpuSAT2 [27]. Thus TensorOrder2 is useful as part of a portfolio
of counters. All code and data are available at https://github.com/vardigroup/TensorOrder.
The rest of the paper is organized as follows: in Section 2, we give background information
on weighted model counting, graph decompositions, and tensor networks. In Section 3, we dis-
cuss the algorithm for performing weighted model counting using tensor networks as outlined
by [20]. In Section 4, we describe parallelization of this algorithm and two related theoreti-
cal improvements: planning with branch decompositions, and index slicing. In Section 5, we
implement this parallelization in TensorOrder2 and analyze its performance experimentally.
2 Preliminaries
In this section, we give background information on the three concepts we combine in this paper:
weighted model counting, graph decompositions, and tensor-network contraction.
2.1 Literal-Weighted Model Counting
The task in weighted model counting is to count the total weight, subject to a given weight
function, of the set of solutions of input constraints (typically given in CNF). We focus on so-
called literal-weight functions, where the weight of a solution can be expressed as the product
of weights associated with all satisfied literals. Formally:
Definition 2.1 (Weighted Model Count). Let ϕ be a formula over Boolean variables X and
let W : X × {0, 1} → R be a function. The (literal-)weighted model count of ϕ w.r.t. W is
W (ϕ) ≡
∑
τ∈[X]ϕ(τ) ·
∏
x∈X W (x, τ(x)), where [X ] is the set of all functions from X to {0, 1}.
We focus in this work on weighted model counting, as opposed to unweighted model counting
where the weight function W is constant. There are a variety of counters [13, 25, 67] that can
perform only unweighted model counting and so we do not compare against them. Of particular
2
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note here is countAntom [12], a multi-core unweighted model counter. An interesting direction
for future work is to explore the integration of weights into countAntom and compare with
tensor-network-based approaches to weighted model counting.
Existing approaches to weighted model counting can be split broadly into three categories:
direct reasoning, knowledge compilation, and dynamic programming. In counters based on direct
reasoning (e.g., cachet [62]), the idea is to reason directly about the CNF representation of
ϕ. In counters based on knowledge compilation (e.g. miniC2D [52] and d4 [44]), the idea is to
compile ϕ into an alternative representation on which counting is easy. In counters based on
dynamic programming (e.g. ADDMC [21] and gpuSAT2 [26, 27]), the idea is to traverse the clause
structure of ϕ. Tensor-network approaches to counting (e.g. TensorOrder [20] and this work)
are also based on dynamic programming. Dynamic programming approaches often utilize graph
decompositions, which we define in the next section.
2.2 Graphs and Graph Decompositions
A graph G has a nonempty set of vertices V(G), a set of (undirected) edges E(G), a function
δG : V(G) → 2
E(G) that gives the set of edges incident to each vertex, and a function ǫG :
E(G)→ 2V(G) that gives the set of vertices incident to each edge. . Each edge must be incident
to exactly two vertices, but multiple edges can exist between two vertices. If E ⊂ E(G), let
ǫG[E] =
⋃
e∈E ǫG(e).
A tree is a simple, connected, and acyclic graph. A leaf of a tree T is a vertex of degree
one, and we use L(T ) to denote the set of leaves of T . For every edge a of T , deleting a from
T yields exactly two trees, whose leaves define a partition of L(T ). Let Ca ⊆ L(T ) denote an
arbitrary element of this partition. A rooted binary tree is a tree T where either |V(T )| = 1
or every vertex of T has degree one or three except a single vertex of degree two (called the
root). If |V(T )| > 1, the immediate subtrees of T are the two rooted binary trees that are the
connected components of T after the root is removed.
In this work, we use three decompositions of a graph as a tree: tree decompositions [57],
branch decompositions [57], and carving decompositions [63]. All decompose the graph into an
unrooted binary tree, which is a tree where every vertex has degree one or three. First, we define
tree decompositions [57]:
Definition 2.2. A tree decomposition for a graph G is an unrooted binary tree T together with
a labeling function χ : V(T )→ 2V(G) such that: (1)
⋃
n∈V(T ) χ(n) = V(G), (2) for all e ∈ E(G),
there exists n ∈ V(T ) s.t. ǫG(e) ⊆ χ(n), and (3) for all n, o, p ∈ V(T ), if p is on the path from
n to o then χ(n) ∩ χ(o) ⊆ χ(p).
The width of a tree decomposition is widtht(T, χ) ≡ maxn∈V(T ) |χ(n)| − 1.
The treewidth of a graph G is the lowest width among all tree decompositions. Next, we
define branch decompositions [57]:
Definition 2.3. A branch decomposition for a graph G with E(G) 6= ∅ is an unrooted binary
tree T whose leaves are the edges of G, i.e. L(T ) = E(G).
The width of T , denoted widthb(T ), is the maximum number of vertices in G that
are endpoints of edges in both Ca and E(G) \ Ca for all a ∈ E(T ), i.e., widthb(T ) ≡
maxa∈E(T ) |ǫG[Ca] ∩ ǫG[E(G) \ Ca]| .
The branchwidth of a graphG is the lowest width among all branch decompositions. Carving
decompositions are the dual of branch decompositions and hence can be defined by swapping
the role of V(G) and E(G) in Definition 2.3.
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The treewidth (plus 1) of graph is no smaller than the branchwidth and is bounded from
above by 3/2 times the branchwidth [57].
Given a CNF formula ϕ, a variety of associated graphs have been considered. The incidence
graph of ϕ is the bipartite graph where both variables and clauses are vertices and edges indicate
that the variable appears in the connected clause. The primal graph of ϕ is the graph where
variables are vertices and edges indicate that two variables appear together in a clause. There
are fixed-parameter tractable model counting algorithms with respect to the treewidth of the
incidence graph and the primal graph [60]. If the treewidth of the primal graph of a formula ϕ
is k, the treewidth of the incidence graph of ϕ is at most k + 1 [39].
2.3 Tensors, Tensor Networks, and Tensor-Network Contraction
Tensors are a generalization of vectors and matrices to higher dimensions– a tensor with r
dimensions is a table of values each labeled by r indices.
Fix a set Ind and define an index to be an element of Ind. For each index i fix a finite
set [i] called the domain of i. An index is analogous to a variable in constraint satisfaction. An
assignment to I ⊆ Ind is a function τ that maps each index i ∈ I to an element of [i]. Let [I]
denote the set of assignments to I, i.e., [I] = {τ : I →
⋃
i∈I [i] s.t. τ(i) ∈ [i] for all i ∈ I}.
We now formally define tensors as multidimensional arrays of values, indexed by assignments:
Definition 2.4 (Tensor). A tensor A over a finite set of indices (denoted I(A)) is a function
A : [I(A)]→ R.
The rank of a tensor A is the cardinality of I(A). The memory to store a tensor (in a dense
way) is exponential in the rank. For example, a scalar is a rank 0 tensor, a vector is a rank 1
tensor, and a matrix is a rank 2 tensor. Some other works generalize Definition 2.4 by replacing
R with an arbitrary semiring.
A tensor network defines a complex tensor by combining a set of simpler tensors in a
principled way. This is analogous to how a database query defines a resulting table in terms of
a computation across many tables.
Definition 2.5 (Tensor Network). A tensor network N is a nonempty set of tensors across
which no index appears more than twice.
The set of indices of N that appear once (called free indices) is denoted by F(N). The set
of indices of N that appear twice (called bond indices) is denoted by B(N).
The problem of tensor-network contraction, given an input tensor network N , is to compute
the contraction of N by marginalizing all bond indices:
Definition 2.6 (Tensor-Network Contraction). The contraction of a tensor network N is a
tensor T (N) with indices F(N) (the set of free indices ofN), i.e. a function T (N) : [F(N)]→ R,
that is defined for all τ ∈ [F(N)] by
T (N)(τ) ≡
∑
ρ∈[B(N)]
∏
A∈N
A((ρ ∪ τ)
∣∣
I(A)
). (1)
A tensor network N ′ is a partial contraction of a tensor network N if there is a surjective
function f : N → N ′ s.t. for every A ∈ N ′ we have T (f−1(A)) = A; that is, if every tensor in N ′
is the contraction of some tensors of N . If N ′ is a partial contraction of N , then T (N ′) = T (N).
Let A and B be tensors. Their contraction A · B is the contraction of the tensor network
{A,B}. If I(A) = I(B), their sum A + B is the tensor with indices I(A) whose entries are
given by the sum of the corresponding entries in A and B.
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Algorithm 1 Weighted Model Counting with Tensor Networks
Input: A CNF formula ϕ, weight function W , and performance factor α ∈ R.
Output: W (ϕ), the weighted model count of ϕ w.r.t. W .
1: N ← Reduce(ϕ,W )
2: repeat
3: M,T ← Plan(N)
4: until α ·TimeCost(M,T ) < elapsed time in seconds
5: return Execute(M,T )(∅)
A tensor network can also be seen as a variant of a factor graph [41] with the additional
restriction that no variable appears more than twice. The contraction of a tensor network
corresponds to the marginalization of a factor graph [58], which is a a special case of the sum-
of-products problem [6, 18] and the FAQ problem [2]. The restriction on variable appearance
is heavily exploited in tools for tensor-network contraction and in this work, since it allows
tensor contraction to be implemented as matrix multiplication and so leverage significant work
in high-performance computing on matrix multiplication on CPUs [45] and GPUs [24].
3 Weighted Model Counting with Tensor Networks
In this section, we discuss the algorithm for literal-weighted model counting using tensor net-
works as outlined by [20]. This algorithm is presented as Algorithm 1 and has three stages.
First, in the reduction stage the input formula ϕ and weight function W is transformed into
a tensor network N . We discuss in more detail in Section 3.1.
Second, in the planning stage a plan for contracting the tensor network N is determined.
This plan takes the form of a contraction tree [23]:
Definition 3.1 (Contraction Tree). Let N be a tensor network. A contraction tree for N is a
rooted binary tree T whose leaves are the tensors of N .
The planning stage is allowed to modify the input tensor network N as long as the new
tensor networkM contracts to an identical tensor. We discuss various heuristics for contraction
trees in Section 3.3. Planning in Algorithm 1 is an anytime process: we heuristically generate
better contraction trees until one is “good enough” to use. The trade-off between planning and
executing is governed by a parameter α ∈ R, which we determine empirically in Section 5.
Third, in the execution stage the chosen contraction tree is used to contract the tensor
network. We discuss this algorithm in more detail in Section 3.2.
We assert the correctness of Algorithm 1 in the following theorem.
Theorem 3.1. Let ϕ be a CNF formula and let W be a weight function. Assume: (1)
Reduce(ϕ,W ) returns a tensor network N s.t. T (N)(∅) =W (ϕ), (2) Plan(N) returns a ten-
sor network M and a contraction tree T for M s.t. T (M) = T (N), and (3) Execute(M,T )
returns T (M) for all tensor networks M and contraction trees T for M . Then Algorithm 1
returns W (ϕ).
Proof. By Assumption 3, Algorithm 1 returns T (M)(∅). By Assumption 2, this is equal to
T (N)(∅), which by Assumption 1 is exactly W (ϕ).
Organizationally, note that we discuss the execution stage in Section 3.2 before we discuss
the planning stage. This is because we must understand how plans are used before we can
evaluate various planning algorithms.
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B¬x∨¬y
Ax
Bw∨x∨¬y
Ay
Aw
B¬y∨¬z
Az
Bw∨y∨z
Figure 1: The tensor network produced by Theorem 3.2 on ϕ = (w ∨ x ∨ ¬y) ∧ (w ∨ y ∨ z) ∧
(¬x∨¬y)∧ (¬y ∨¬z) has 8 tensors (indicated by vertices) and 10 indices (indicated by edges).
The A∗ tensors correspond to variables and have entries computed from the weight function.
The B∗ tensors correspond to clauses and have entries computed from the clause negations.
3.1 The Reduction Stage
There is a reduction from weighted model counting to tensor-network contraction, as described
by the following theorem of [20]:
Theorem 3.2. Let ϕ be a CNF formula over Boolean variables X and let W be a weight
function. One can construct in polynomial time a tensor network Nϕ,W such that F(Nϕ,W ) = ∅
and the contraction of Nϕ,W is W (ϕ).
Sketch of Construction. Let I = {(x,C) ∈ X × ϕ : x appears in C} be a set of indices, each
with domain {0, 1}. The key idea is create a tensor Ax for each variable x ∈ X and a tensor
BC for each clause C ∈ ϕ so that each index (x,C) ∈ I is an index of Ax and BC .
For each x ∈ X , let Ax be a tensor with indices I ∩ ({x} × ϕ). For each τ ∈ [I ∩ ({x} × ϕ)],
define Ax(τ) to be W (x, 0) if τ is always 0, W (x, 1) if τ is always 1, and 0 otherwise.
For each C ∈ ϕ, let BC be a tensor with indices I ∩ (X×{C}). For each τ ∈ [I∩ (X×{C})],
define BC(τ) to be 1 if {x ∈ X : x appears in C and τ((x,C)) = 1} satisfies C and 0 otherwise.
Then Nϕ,W = {Ax : x ∈ X} ∪ {BC : C ∈ ϕ} is the desired tensor network.
Theorem 3.2 proves that Reduce(ϕ,W ) = Nϕ,W satisfies assumption 1 in Theorem 3.1. See
Figure 1 for an example of the reduction. This reduction is closely related to the formulation
of model counting as the marginalization of a factor graph representing the constraints (but
assigns tensors to variables as well, not just clauses). This reduction can also be extended to
other types of constraints, e.g. parity or cardinality constraints.
3.2 The Execution Stage
For formulas ϕ with hundreds of clauses, the corresponding tensor network produced by The-
orem 3.2 has hundreds of bond indices. Directly following Equation 1 in this case is infeasible,
since it sums over an exponential number of terms.
Instead, Algorithm 2 shows how to compute T (N) for a tensor networkN using a contraction
tree T as a guide. The key idea is to repeatedly choose two tensors A1, A2 ∈ N (according to
the structure of T ) and contract them. One can prove inductively that Algorithm 2 satisfies
assumption 3 of Theorem 3.1.
Each contraction in Algorithm 2 contains exactly two tensors and so can be implemented
as a matrix multiplication. In [20], numpy [50] was used to perform each of these contractions.
Although the choice of contraction tree does not affect the correctness of Algorithm 2, it may
have a dramatic impact on the running-time and memory usage. We explore this further in the
following section.
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Algorithm 2 Recursively contracting a tensor network
Input: A tensor network N and a contraction tree T for N .
Output: T (N), the contraction of N .
1: procedure Execute(N, T )
2: if |N | = 1 then
3: return the tensor contained in N
4: else
5: T1, T2 ← immediate subtrees of T
6: return Execute(L(T1), T1) · Execute(L(T2), T2)
3.3 The Planning Stage
The task in the planning stage is, given a tensor network, to find a contraction tree that
minimizes the computational cost of Algorithm 2.
Several cost-based approaches [33, 55] aim for minimizing the total number of floating point
operations to perform Algorithm 2. Most cost-based approaches are designed for tensor networks
with very few, large tensors, whereas weighted model counting benchmarks produce tensor
networks with many, small tensors. These approaches are thus inappropriate for counting.
Instead, we focus here on structure-based approaches, which analyze the rank of interme-
diate tensors that appear during Algorithm 2. The ranks indicate the amount of memory and
computation required at each recursive stage. The goal is then to find a contraction tree with
small max-rank, which is the maximum rank of all tensors that appear during Algorithm 2.
This is done through analysis of the structure graph, a representation of a tensor network as
a graph where tensors are vertices and indices indicate the edges between tensors [20, 47, 74]:
Definition 3.2 (Structure Graph). Let N be a tensor network. The structure graph of N is
the graph, denoted G = struct(N), where V(G) = N ∪ {z} (z is a fresh vertex called the free
vertex ), E(G) = B(N) ∪ F(N), δG(z) = F(N), and, for all A ∈ N , δG(A) = I(A).
For example, if ϕ is a formula and Nϕ,W is the tensor network resulting from Theorem 3.2,
then struct(Nϕ,W ) is the incidence graph of ϕ (and is independent of the weight function).
One structure-based approach for finding contraction trees [22, 47] utilizes low-width tree
decompositions of the line graph of struct(N). This approach is analogous to variable elimination
on factor graphs [6, 36], which uses tree decompositions of the primal graph of a factor graph.
Unfortunately, for many tensor network all possible contraction trees have large max-rank.
[20] observed that this is the case for many standard counting benchmarks. This is because, for
each variable x, the number of times x appears in ϕ is a lower bound on the max-rank of all
contraction trees of Reduce(ϕ, ·). Thus traditional tensor network planning algorithms (e.g.,
[22, 40, 47]) fail on counting benchmarks that have variables which appear more than 30 times.
Instead, [20] relaxed the planning stage by allowing changes to the input tensor network N .
In particular, [20] used tree decompositions of struct(N) to factor high-rank, highly-structured
tensors as a preprocessing step, following prior methods that split large CNF clauses [61] and
high-degree graph vertices [17, 48]. A tensor is highly-structured here if it is tree-factorable:
Definition 3.3. A tensor A is tree factorable if, for every tree T whose leaves are I(A), there
is a tensor network NA and a bijection gA : V(T )→ NA s.t. A is the contraction of NA and:
1. gA is an isomorphism between T and struct(NA) with the free vertex removed,
2. for every index i of A, i is an index of gA(i), and
7
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3. for some index i of A, every index j ∈ B(NA) satisfies |[j]| ≤ |[i]|.
Informally, a tensor is tree-factorable if it can be replaced by arbitrary trees of low-rank
tensors. All tensors produced by Theorem 3.2 are tree factorable. The preprocessing method of
[20] is then formalized as follows:
Theorem 3.3. Let N be a tensor network of tree-factorable tensors such that |F(N)| ≤ 3 and
struct(N) has a tree decomposition of width w ≥ 1. Then we can construct in polynomial time
a tensor network M and a contraction tree T for M s.t. max-rank(T ) ≤ ⌈4(w+1)/3⌉ and N is
a partial contraction of M .
This gives us the FactorTree(N) planning method, which computes a tree decomposition
of struct(N) and returns the M and T that result from Theorem 3.3. Because N is a partial
contraction ofM , T (N) = T (M). Since all tensors produced by Thereom 3.2 are tree-factorable,
FactorTree(N) satisfies assumption 2 in Theorem 3.1.
While both FactorTree(N) and variable elimination [6, 36] use tree decompositions, they
consider different graphs. For example, consider computing the model count of ψ = (∨ni=1xi) ∧
(∨ni=1¬xi). FactorTree(N) uses tree decompositions of the incidence graph of ψ, which has
treewidth 2. Variable elimination uses tree decompositions of the primal graph of ψ, which has
treewidth n− 1. Thus FactorTree(N) can exhibit significantly better behavior than variable
elimination on some formulas. On the other hand, the behavior of FactorTree(N) is at most
slightly worse than variable elimination: as noted above, if the treewidth of the primal graph
of a formula ϕ is k, the treewidth of the incidence graph of ϕ is at most k + 1 [39].
4 Parallelizing Tensor-Network Contraction
In this section, we discuss opportunities for parallelization of Algorithm 1. Since the reduction
stage was not a significant source of runtime in [20], we focus on opportunities in the planning
and execution stages.
4.1 Parallelizing the Planning Stage with a Portfolio
As discussed in Section 3.3, FactorTree(N) first computes a tree decomposition of struct(N)
and then applies Theorem 3.3. In [20], most time in the planning stage was spent finding
low-width tree decompositions with a choice of single-core heuristic tree-decomposition solvers
[3, 31, 66]. Finding low-width tree decompositions is thus a valuable target for parallelization.
We were unable to find state-of-the-art parallel heuristic tree-decomposition solvers. There
are several classic algorithms for parallel tree-decomposition construction [42, 65], but no recent
implementations. There is also an exact tree-decomposition solver that leverages a GPU [68],
but exact tools are not able to scale to handle our benchmarks. Existing single-core heuristic
tree-decomposition solvers are highly optimized and so parallelizing them is nontrivial.
Instead, we take inspiration from the SAT solving community. One competitive approach to
building a parallel SAT solver is to run a variety of SAT solvers in parallel across multiple cores
[8, 46, 73]. The portfolio SAT solver CSHCpar [46] won the open parallel track in the 2013 SAT
Competition with this technique, and such portfolio solvers are now banned from most tracks
due to their effectiveness relative to their ease of implementation. Similar parallel portfolios are
thus promising for integration into the planning stage.
We apply this technique to heuristic tree-decomposition solvers by running a variety of
single-core heuristic tree-decomposition solvers in parallel on multiple cores and collating their
outputs into a single stream. We analyze the performance of this technique in Section 5.
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While Theorem 3.3 lets us integrate tree-decomposition solvers into the portfolio, the port-
folio might also be improved by integrating solvers of other graph decompositions. The following
theorem shows that branch-decomposition solvers may also be used for FactorTree(N):
Theorem 4.1. Let N be a tensor network of tree-factorable tensors such that |F(N)| ≤ 3
and G = struct(N) has a branch decomposition T of width w ≥ 1. Then we can construct in
polynomial time a tensor network M and a contraction tree S for M s.t. max-rank(S) ≤ ⌈4w/3⌉
and N is a partial contraction of M .
Sketch of Construction. For simplicity, we sketch here only the case when F(N) = ∅, as occurs
in counting. For each A ∈ N , I(A) = δG(A) is a subset of the leaves of T and so the smallest
connected component of T containing I(A) is a dimension tree TA of A. Factor A with TA using
Definition 3.3 to get NA and gA.
We now construct the contraction tree for M = ∪A∈NNA. For each n ∈ V(T ), let Mn =
{B : B ∈ NA, gA(B) = n}. At each leaf ℓ ∈ L(T ), attach an arbitrary contraction tree of Mℓ.
At each non-leaf n ∈ V(T ), partition Mn into three equally-sized sets and attach an arbitrary
contraction tree for each to the three edges incident to n. These attachments create a carving
decomposition T ′ from T for struct(M), of width no larger than ⌈4w/3⌉. Finally, apply Theorem
3 of [20] to construct a contraction tree S for M from T ′ s.t. max-rank(S) ≤ ⌈4w/3⌉.
The full proof is an extension of the proof of Theorem 3.3 given in [20] and appears in
Appendix B. Theorem 4.1 subsumes Theorem 3.3, since given a graph G and a tree decompo-
sition for G of width w + 1 one can construct in polynomial time a branch decomposition for
G of width w [57]. Moreover, on many graphs there are branch decompositions whose width is
smaller than all tree decompositions. We explore this potential in practice in Section 5.
It was previously known that branch decompositions can also be used in variable elimination
[6], but Theorem 4.1 considers branch decompositions of a different graph. For example, consider
again computing the model count of ψ = (∨ni=1xi) ∧ (∨
n
i=1¬xi). Theorem 4.1 uses branch
decompositions of the incidence graph of ψ, which has branchwidth 2. Variable elimination uses
branch decompositions of the primal graph of ψ, which has branchwidth n− 1.
4.2 Parallelizing the Execution Stage with TensorFlow and Slicing
As discussed in Section 3.2, each contraction in Algorithm 2 can be implemented as a matrix
multiplication. This was done in [20] using numpy [50], and it is straightforward to adjust the
implementation to leverage multiple cores with numpy and a GPU with TensorFlow [1].
The primary challenge that emerges when using a GPU is dealing with the small onboard
memory. For example, the NVIDIA Tesla-V100 (which we use in Section 5) has just 16GB
of onboard memory. This limits the size of tensors that can be easily manipulated. A single
contraction of two tensors can be performed across multiple GPU kernel calls [59], and similar
techniques were implemented in gpusat2 [27]. These techniques, however, require parts of the
input tensors to be copied into and out of GPU memory, which incurs significant slowdown.
Instead, we use index slicing [14, 30, 70] of a tensor network N . This technique is analogous
to conditioning on Bayesian networks [16, 18, 54, 64]. The idea is to represent T (N) as the sum
of contractions of smaller tensor networks. Each smaller network contains tensor slices:
Definition 4.1. Let A be a tensor, I ⊆ Ind, and η ∈ [I]. Then the η-slice of A is the tensor
A[η] with indices I(A) \ I defined for all τ ∈ [I(A) \ I] by A[η](τ) ≡ A((τ ∪ η)
∣∣
I(A)
).
These are called slices because every value in A appears in exactly one tensor in {A[η] : η ∈
[I]}. We now define and prove the correctness of index slicing:
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Algorithm 3 Sliced contraction of a tensor network
Input: A tensor network N , a contraction tree T for N , and a memory bound m.
Output: T (N), the contraction of N , performed using at most m memory.
1: I ← ∅
2: while MemCost(N, T, I) > m do
3: I ← I ∪ {ChooseSliceIndex(N, T, I)}
4: return
∑
η∈[E] Execute(N [η], T [η])
Theorem 4.2. Let N be a tensor network and let I ⊆ B(N). For each η ∈ [I], let N [η] =
{A[η] : A ∈ N}. Then T (N) =
∑
η∈[I] T (N [η]).
Proof. Move the summation over η ∈ [I] to the outside of Equation 1, then apply the definition
of tensor slices and recombine terms.
By choosing I carefully, computing each T (N [η]) uses less intermediate memory (compared
to computing T (N)) while using the same contraction tree. In exchange, the number of floating
point operations to compute all T (N [η]) terms increases.
Choosing I is itself a difficult problem. Our goal is to choose the smallest I so that contracting
each network slice N [η] can be done in onboard memory. We first consider adapting Bayesian
network conditioning heuristics to the context of tensor networks. Two popular conditioning
heuristics are (1) cutset conditioning [54], which chooses I so that each network slice is a tree,
and (2) recursive conditioning [16], which chooses I so that each network slice is disconnected1.
Both of these heuristics result in a choice of I far larger than our goal requires.
Instead, in this work as a first step we use a heuristic from [14, 30]: choose I incrementally,
greedily minimizing the memory cost of contractingN [η] until the memory usage fits in onboard
memory. Unlike cutset and recursive conditioning, the resulting networks N [η] are typically still
highly connected. One direction for future work is to compare other heuristics for choosing I
(e.g., see the discussion in Section 10 of [18]).
This gives us Algorithm 3, which performs the execution stage with limited memory at
the cost of additional time. T [η] is the contraction tree obtained by computing the η-slice of
every tensor in T . MemCost(N, T, I) computes the memory for one Execute(N [η], T [η]) call.
ChooseSliceIndex(N, T, I) chooses the next slice index greedily to minimize memory cost.
5 Implementation and Evaluation
We aim to answer the following research questions:
(RQ1) Is the planning stage improved by a parallel portfolio of decomposition tools?
(RQ2) Is the planning stage improved by adding a branch-decomposition tool?
(RQ3) When should Algorithm 1 transition from the planning stage to the execution stage (i.e.,
what should be the value of the performance factor α)?
(RQ4) Is the execution stage improved by leveraging multiple cores and a GPU?
(RQ5) Do parallel tensor network approaches improve a portfolio of state-of-the-art weighted
model counters (cachet, miniC2D, d4, ADDMC, and gpuSAT2)?
1The full recursive conditioning procedure then recurses on each connected component. While recursive
conditioning is an any-space algorithm, the partial caching required for this is difficult to implement on a GPU.
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We implement our changes on top of TensorOrder [20] (which implements Algorithm 1)
to produce TensorOrder2, a new parallel weighted model counter. Implementation details are
described in Section 5.1. All code is available at https://github.com/vardigroup/TensorOrder.
We use a standard set2 of 1914 weighted model counting benchmarks [21]. Of these, 1091
benchmarks3 are from Bayesian inference problems [62] and 823 benchmarks4 are unweighted
benchmarks from various domains that were artificially weighted by [21]. For weighted model
counters that cannot handle real weights larger than 1 (cachet and gpusat2), we rescale the
weights of benchmarks with larger weights. In Experiment 3, we also consider preprocessing
these 1914 benchmarks by applying pmc-eq [43] (which preserves weighted model count). We
evaluate the performance of each tool using the PAR-2 score, which is the sum of of the wall-clock
times for each completed benchmark, plus twice the timeout for each uncompleted benchmark.
All counters are run in the Docker images (one for each counter) with Docker 19.03.5. All
experiments are run on Google Cloud n1-standard-8machines with 8 cores (Intel Haswell, 2.3
GHz) and 30 GB RAM. GPU-based counters are provided an NVIDIA Tesla V100 GPU (16
GB of onboard RAM) using NVIDIA driver 418.67 and CUDA 10.1.243.
5.1 Implementation Details of TensorOrder2
TensorOrder2 is primarily implemented in Python 3 as a modified version of TensorOrder. We
replace portions of the Python code with C++ (g++ v7.4.0) using Cython 0.29.15 for general
speedup, especially in FactorTree(·).
Planning. TensorOrder contains an implementation of the planning stage using a choice of
three single-core tree-decomposition solvers: Tamaki [66], FlowCutter [31], and htd [3]. We add
to TensorOrder2 an implementation of Theorem 4.1 and use it to add a branch-decomposition
solver Hicks [32]. We implement a parallel portfolio of graph-decomposition solvers in C++ and
give TensorOrder2 access to two portfolios, each with access to all cores: P3 (which combines
Tamaki, FlowCutter, and htd) and P4 (which includes Hicks as well).
Execution. TensorOrder is able to perform the execution stage on a single core and on
multiple cores using numpy v1.18.1 and OpenBLAS v0.2.20. We add to TensorOrder2 the ability
to contract tensors on a GPU with TensorFlow v2.1.0 [1]. To avoid GPU kernel calls for
small contractions, TensorOrder2 uses a GPU only for contractions where one of the tensors
involved has rank ≥ 20, and reverts back to using multi-core numpy otherwise. We also add
an implementation of Algorithm 3. Overall, TensorOrder2 runs the execution stage on three
hardware configurations: CPU1 (restricted to a single CPU core), CPU8 (allowed to use all 8 CPU
cores), and GPU (allowed to use all 8 CPU cores and use a GPU).
5.2 Experiment 1: The Planning Stage (RQ1 and RQ2)
We run each planning implementation (FlowCutter, htd, Tamaki, Hicks, P3, and P4) once on
each of our 1914 benchmarks and save all contraction trees found within 1000 seconds (without
executing the contractions). Results are summarized in Figure 2.
We observe that the parallel portfolio planners outperform all four single-core planners after
5 seconds. In fact, after 20 seconds both portfolios perform almost as well as the virtual best
solver. We conclude that portfolio solvers significantly speed up the planning stage.
2https://github.com/vardigroup/ADDMC/releases/tag/v1.0.0
3https://www.cs.rochester.edu/u/kautz/Cachet/
4http://www.cril.univ-artois.fr/KC/benchmarks.html
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Figure 2: A cactus plot of the performance of various planners. A planner “solves” a benchmark
when it finds a contraction tree of max rank 30 or smaller.
We also observe that P3 and P4 perform almost identically in Figure 2. Although after 1000
seconds P4 has found better contraction trees than P3 on 407 benchmarks, most improvements
are small (reducing the max-rank by 1 or 2) or still do not result in good-enough contraction
trees. We conclude that adding Hicks improves the portfolio slightly, but not significantly.
5.3 Experiment 2: Determining the Performance Factor (RQ3)
We take each contraction tree discovered in Experiment 1 (with max-rank below 36) and use
TensorOrder2 to execute the tree with a timeout of 1000 seconds on each of three hardware
configurations (CPU1, CPU8, and GPU). We observe that the max-rank of almost all solved con-
traction trees is 30 or smaller.
Given a performance factor, a benchmark, and a planner, we use the planning times from
Experiment 1 to determine which contraction tree would have been chosen in step 4 of Algorithm
1. We then add the execution time of the relevant contraction tree on each hardware. In this
way, we simulate Algorithm 1 for a given planner and hardware with many performance factors.
For each planner and hardware, Table 2 shows the performance factor α that minimizes the
simulated PAR-2 score. We observe that the performance factor for CPU8 is lower than for CPU1,
but not necessarily higher or lower than for GPU. We conclude that different combinations of
planners and hardware are optimized by different performance factors.
5.4 Experiment 3: End-to-End Performance (RQ4 and RQ5)
Finally, we compare TensorOrder2 with state-of-the-art weighted model counters cachet,
miniC2D, d4, ADDMC, and gpuSAT2. We consider TensorOrder2 using P4 combined with each
hardware configuration (CPU1, CPU8, and GPU), along with Tamaki + CPU1 as the best non-
Table 1: The performance factor for each combination of planner and hardware that minimizes
the simulated PAR-2 score.
Tamaki FlowCutter htd Hicks P3 P4
CPU1 3.8 · 10−11 4.8 · 10−12 1.6 · 10−12 1.0 · 10−21 1.4 · 10−11 1.6 · 10−11
CPU8 7.8 · 10−12 1.8 · 10−12 1.3 · 10−12 1.0 · 10−21 5.5 · 10−12 6.2 · 10−12
GPU 2.1 · 10−12 5.5 · 10−13 1.3 · 10−12 1.0 · 10−21 3.0 · 10−12 3.8 · 10−12
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Figure 3: A cactus plot of the number of benchmarks solved by various counters, without (above)
and with (below) the pmc-eq [43] preprocessor.
parallel configuration from [20]. Note that P4+CPU1 still leverages multiple cores in the planning
stage. The performance factor from Experiment 2 is used for each TensorOrder2 configuration.
We run each counter once on each benchmark (both with and without pmc-eq preprocessing)
with a timeout of 1000 seconds and record the wall-clock time taken. When preprocessing is
used, both the timeout and the recorded time include preprocessing time. For TensorOrder2,
recorded times include all of Algorithm 1. Results are summarized in Figure 3 and Table 2.
We observe that the performance of TensorOrder2 is improved by the portfolio planner
and, on hard benchmarks, by executing on a multi-core CPU and on a GPU. The flat line at 3
seconds for P4+ GPU is caused by overhead from initializing the GPU.
Comparing TensorOrder2 with the other counters, TensorOrder2 is competitive without
preprocessing but solves fewer benchmarks than all other counters, although TensorOrder2
(with some configuration) is faster than all other counters on 158 benchmarks before pre-
processing. We observe that preprocessing significantly boosts TensorOrder2 relative to other
counters, similar to prior observations with gpusat2 [27]. TensorOrder2 solves the third-most
preprocessed benchmarks of any solver and has the second-lowest PAR-2 score (notably, out-
performing gpusat2 in both measures). TensorOrder2 (with some configuration) is faster than
all other counters on 200 benchmarks with preprocessing. Since TensorOrder2 improves the
virtual best solver on 158 benchmarks without preprocessing and on 200 benchmarks with
preprocessing, we conclude that TensorOrder2 is useful as part of a portfolio of counters.
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Table 2: The numbers of benchmarks solved by each counter fastest and in total after 1000
seconds, and the PAR-2 score.
Without preprocessing With pmc-eq preprocessing
# Fastest # Solved PAR-2 Score # Fastest # Solved PAR-2 Score
T.+CPU1 0 1151 1640803. 0 1514 834301.
P4+CPU1 45 1164 1562474. 83 1526 805547.
P4+CPU8 50 1185 1500968. 67 1542 771821.
P4+GPU 63 1210 1436949. 50 1549 745659.
miniC2D 50 1381 1131457. 221 1643 585908.
d4 615 1508 883829. 550 1575 747318.
cachet 264 1363 1156309. 221 1391 1099003.
ADDMC 640 1415 1032903. 491 1436 1008326.
gpusat2 37 1258 1342646. 25 1497 854828.
6 Discussion
In this work, we explored the impact of multiple-core and GPU use on tensor network con-
traction for weighted model counting. We implemented our techniques in TensorOrder2, a new
parallel counter, and showed that TensorOrder2 is useful as part of a portfolio of counters.
In the planning stage, we showed that a parallel portfolio of graph-decomposition solvers is
significantly faster than single-core approaches. We proved that branch decomposition solvers
can also be included in this portfolio, but concluded that a state-of-the-art branch decomposition
solver only slightly improves the portfolio. For future work, it would be interesting to consider
leveraging other width parameters (e.g. [4] or [28]) in the portfolio as well. It may also be
possible to improve the portfolio through more advanced algorithm-selection techniques [34, 72].
One could develop parallel heuristic decomposition solvers directly, e.g., by adapting the exact
GPU-based tree-decomposition solver [68] into a heuristic solver.
In the execution stage, we showed that tensor contractions can be performed with
TensorFlow on a GPU. When combined with index slicing, we concluded that a GPU speeds up
the execution stage for many hard benchmarks. For easier benchmarks, the overhead of a GPU
may outweigh any contraction speedups. We focused here on parallelism within a single tensor
contraction, but there are opportunities in future work to exploit higher-level parallelism, e.g.
by running each slice computation in Algorithm 3 on a separate GPU.
TensorFlow also supports performing tensor contractions on TPUs (tensor processing unit
[35]), which are specialized hardware designed for neural network training and inference. Tensor
networks therefore provide a natural framework to leverage TPUs for weighted model counting
as well. There are additional challenges in the TPU setting: floating-point precision is limited,
and there is a (100+ second) compilation stage from a contraction tree into XLA [71]. We plan
to explore these challenges further in future work.
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Figure 4: A graph of the simulated PAR-2 score for various combinations of planners and
hardware as the performance factor varies.
A Additional Experimental Results
Figure 4 indicates how varying the performance factor affects the simulated PAR-2 score for
various combinations of planners and hardware.
B A Proof of Theorem 4.1
In this section, we present a complete proof of Theorem 4.1. Note that the proof differs from
the proof of Theorem 3.3 in [20] only in Part 1 and Part 4 (and in the definition of ρ in Part 3).
Proof. The proof proceeds in five steps: (1) compute the factored tensor network M , (2) con-
struct a graphH that is a simplified version of the structure graph ofM , (3) construct a carving
decomposition S of H , (4) bound the width of S, and (5) use S to find a contraction tree for
M . Working with H instead of directly working with the structure graph of M allows us to
cleanly handle tensor networks with free indices.
Part 1: Factoring the network. Next, for each v ∈ V(G), define Tv to be the smallest
connected component of T containing δG(v) ⊆ L(T ). Consider each A ∈ N . If F(A) = ∅, let
NA = {NA}. Otherwise, observe that TA is a dimension tree of A and so we can factor A with
TA using Definition 3.3 to get a tensor network NA and a bijection gA : V(TA) → NA. Define
M = ∪A∈NNA and let G
′ be the structure graph of M with free vertex z′. The remainder of
the proof is devoted to bounding the carving width of G′. To do this, it is helpful to define
ρ : V(T )→ V(G) by ρ(n) = {v ∈ V(G) : n ∈ V(Tv), |δTv (n)| = 3}. Note that |ρ(n)| ≤ w for all
n ∈ V(T ).
Part 2: Constructing a simplified structure graph ofM . In order to easily characterize
G′, we define a new, closely-related graph H by taking a copy of Tv for each v ∈ V(G) and
connecting these copies where indicated by g. Formally, the vertices of H are {(v, n) : v ∈
V(G), n ∈ V(Tv)}. For every v ∈ V(G) and every arc in T with endpoints n,m ∈ V(Tv), we add
an edge between (v, n) and (v,m). Moreover, for each e ∈ E(G) incident to v, w ∈ V(G), we
add an edge between (v, g(e)) and (w, g(e)).
We will prove in Part 5 that the carving width of G′ is bounded from above by the carving
width of H . We therefore focus in Part 3 and Part 4 on bounding the carving width of H . It is
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helpful for this to define the two projections πG : V(H) → V(G) and πT : V(H) → V(T ) that
indicate respectively the first or second component of a vertex of H .
Part 3. Constructing a carving decomposition S of H. The idea of the construction
is, for each n ∈ V(T ), to attach the elements of π−1T (n) as leaves along the arcs incident to
n. To do this, for every leaf node ℓ ∈ L(T ) with incident arc a ∈ δT (ℓ) define Hℓ,a = π
−1
T (ℓ).
For every non-leaf node n ∈ V(T ) \ L(T ) partition π−1T (n) into three sets {Hn,a : a ∈ δT (n)},
ensuring that the degree 3 vertices are divided evenly (the degree 1 and 2 vertices can be placed
arbitrarily). Observe that {Hn,a : n ∈ V(T ), a ∈ δT (n)} is a partition of V(H), and there are
at most ⌈|ρ(n)|/3⌉ vertices of degree 3 in each Hn,a, since there are exactly |ρ(n)| vertices of
degree 3 in π−1T (n).
We use this to construct a carving decomposition S from T by adding each element of Hn,a
as a leaf along the arc a. Formally, let xv denote a fresh vertex for each v ∈ V(H), let yn denote
a fresh vertex for each n ∈ V(T ), and let zn,a denote a fresh vertex for each n ∈ V(T ) and
a ∈ δT (n). Define V(S) to be the union of V(H) with the set of these free vertices.
We add an arc between v and xv for every v ∈ V(H). Moreover, for every a ∈ E(T ) with
endpoints o, p ∈ ǫT (a) add an arc between yo,a and yp,a. For every n ∈ V(T ) and incident arc
a ∈ δT (n), construct an arbitrary sequence In,a from {xv : v ∈ Hn,a}. If Hn,a = ∅ then add an
arc between yn and zn,a. Otherwise, add arcs between yn and the first element of I, between
consecutive elements of In,a, and between the last element of In,a and zn,a.
Finally, remove the previous leaves of T from S. The resulting tree S is a carving decompo-
sition of H , since we have added all vertices of H as leaves and removed the previous leaves of
T .
Part 4: Computing the width of S. In this part, we separately bound the width of the
partition induced by each of the three kinds of arcs in S.
First, consider an arc b between some v ∈ V(H) and xv. Since all vertices of H are degree
3 or smaller, b defines a partition of width at most 3 ≤ ⌈4w/3⌉.
Next, consider an arc ca between yo,a and yp,a for some arc a ∈ E(T ) with endpoints
o, p ∈ ǫT (a). Observe that removing a from T defines a partition {Bo, Bp} of V(T ), denoted so
that o ∈ Bo and p ∈ Bp.
Then removing ca from S defines the partition {π
−1
T (Bo), π
−1
T (Bp)} of L(S). By construction
of H , all edges between π−1T (Bo) and π
−1
T (Bp) are between π
−1
T (o) and π
−1
T (p). Observe that
every edge e ∈ E(H) between π−1T (o) and π
−1
T (p) corresponds under gv to a in Tv for some v. It
follows that the number of edges between π−1T (o) and π
−1
T (o) is exactly the number of vertices
in G that are endpoints of edges in both Ca and E(G) \ Ca, which is bounded by w. Thus the
partition defined by ca has width no larger than w.
Finally, consider an arc d added as one of the sequence of |Hn,a|+ 1 arcs between yn, In,a,
and zn,a for some n ∈ V(T ) and a ∈ δT (n). Some elements of Hn,a have changed blocks from
the partition defined by ca. Each vertex of degree 2 that changes blocks does not affect the
width of the partition, but each vertex of degree 3 that changes blocks increases the width by
1. There are at most ⌈w/3⌉ elements of degree 3 added as leaves between yn and zn,a. Thus the
partition defined by d has width at most w + ⌈w/3⌉ = ⌈4w/3⌉.
It follows that the width of S is at most ⌈4w/3⌉.
Part 5: Bounding the max-rank of M . Let z be the free vertex of the structure graph of
N . We first construct a new graph H ′ from H by, if F(N) 6= ∅, contracting all vertices in π−1G (z)
to a single vertex z. If F(N) = ∅, instead add z as a fresh degree 0 vertex to H ′. Moreover, for
all A ∈ N with I(A) = ∅ add A as a degree 0 vertex to H ′.
Note that adding degree 0 vertices to a graph does not affect the carving width. Moreover,
since |F(N)| ≤ 3 all vertices (except at most one) of π−1G (z) are degree 2 or smaller. It follows
20
Parallel Weighted Model Counting with Tensor Networks J. M. Dudek and M. Y. Vardi
that contracting π−1G (z) does not increase the carving width. Thus the carving width of H
′ is
at most ⌈4w/3⌉.
Moreover, H ′ and G′ are isomorphic. To prove this, define an isomorphism φ : V(H ′) →
V(G′) between H ′ and G′ by, for all v ∈ V(H ′):
φ(v) ≡


v if v ∈ N and I(v) = ∅
z′ v = z
gπG(v)(πT (v)) if v ∈ V(H) and πG(v) ∈ N
φ is indeed an isomorphism between H ′ and G′ because the functions gA are all isomorphisms
and because an edge exists between π−1G (v) and π
−1
G (w) for v, w ∈ V(G) if and only if there is
an edge between v and w in G. Thus the carving width of G′ is at most ⌈4w/3⌉. By Theorem
3 of [20], then, M has a contraction tree of max rank no larger than ⌈4w/3⌉. 
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